检测到您已登录华为云国际站账号,为了您更好的体验,建议您访问国际站服务网站 https://www.huaweicloud.com/intl/zh-cn
不再显示此消息
aI7 ECSs use the next-generation scalable processor and large-capacity high-performance local NVMe SSDs to provide high storage IOPS and low read/write latency.
For details about vCPUs, memory, and specifications of an ECS, see A Summary List of x86 ECS Specifications and A Summary List of Kunpeng ECS Specifications. For details about the operating systems supported by an ECS, see Image Types.
C7t ECSs use the third-generation Intel ® Xeon ® scalable processor and the latest QingTian architecture to meet trusted computing and Internet connection requirements.
What Are Kunpeng and x86 CPU Architectures? Xen ECS EOS Technical Support for Third-Party Software Used on ECSs
Image Source Management How Can I Use a Pypi Image Source (x86_64 or Kunpeng) Provided by Huawei Cloud? What Can I Do If the Download Speed Is Slow After the yum makecache Command Is Executed?
Table 1 General computing ECS features Series Compute Disk Type Network X1 vCPU to memory ratio: user-defined Number of vCPUs: 1 to 16 3rd Generation Intel® Xeon® Scalable Processor Basic/Turbo frequency: 2.8 GHz/3.5 GHz High I/O General Purpose SSD Ultra-high I/O Extreme SSD General
It is processor agnostic and compatible with any programming language or framework. In addition, since many components of QingTian Enclave are open source, you can even check and verify the code by yourself.
General Computing-Basic ECSs General Computing-Basic T6 Overview General computing-basic ECSs are suitable for scenarios that require moderate CPU performance generally but burstable high performance occasionally while keeping costs low.
Disk-intensive ECSs Overview Disk-intensive ECSs are delivered with local disks for high storage bandwidth and IOPS. In addition, local disks are more cost-effective in massive data storage scenarios.
A Summary List of x86 ECS Specifications Kunpeng The Kunpeng CPU architecture uses Reduced Instruction Set Computer (RISC) and Huawei-developed processors, which is more cost effective. RISC executes fewer types of computer instructions at a higher speed than CISC.